

A Novel Architecture of Parallel Multiplier Using Modified Booth's Recoding Unit and Adder for Signed and Unsigned Numbers

Manda Santhosh¹, Md Ashraf², Dr. D Subba Rao³

¹Department of ECE, Siddhartha Institute of Engineering and Technology, Hyderabad, India
(PG Scholar)

²Department of ECE, Siddhartha Institute of Engineering and Technology, Hyderabad, India
(Associate Professor)

³Department of ECE, Siddhartha Institute of Engineering and Technology, Hyderabad, India
(Head of the Department for Electronics and Communication Engineering)

Abstract: A novel architecture of parallel multiplier using modified Booth's recoding unit for 2's complement numbers is presented in this paper. The basic Booth's recoding algorithm requires add and shift operations for multiplication, these steps makes this multiplier sequential. Parallel multiplication can be achieved using Booth's recoding algorithm and simple Brown's array of adders, but it requires more number of adders to get correct output. Other parallel multiplication techniques are available using Booth's recoding algorithm. However, these array multiplier also requires add, shift and extra control unit. The proposed design has two major features; first is modified Booth's recoding unit which produces partial products second is modified array of adders. Modified array of adder block designed, which uses less number of adders than conventional Booth's recoding multiplier. Multiplexers are basic unit used for Booth's recoding unit We are designed modified Booth's recoding unit radix2 and radix4 for 4 bit, 8bit architectures .the proposed design has been simulated and synthesized with Xilinx 13.2 tool.

Keywords: Booth's recoding unit, parallel multiplier, radix2, radix4.

1. INTRODUCTION


Multipliers are fundamental blocks in today's Digital signal processing units. Several multiplication algorithms are used to achieve multiplication, some of them are sequential multiplication and others are parallel multiplication. Parallel multiplication is always advantageous over sequential multiplications. Typically, binary multiplication can be done by Brown's array multiplier. However, it is not suitable for 2's complements numbers. So, to achieve parallel multiplication, Baugh-Wooly's 2's complement multiplication algorithm is widely used [1, 2]. Booth's algorithm [3, 4] is also used frequently for 2's complement numbers. Booth's algorithm uses radix recoding to achieve high speed. Increase in radix produces reduced number of partial products. Higher radix recoding has significant use in high speed digital arithmetic. The basic multipliers based on booth algorithm are sequential multipliers. However, Booth's array multiplication is another method to achieve parallel multiplication. These types of array multipliers consist of a basic unit of add, subtract and shift with controlled input. It also requires small controller to control all the operation in the multiplier depending on input vectors. Lots of work is being done on parallel multipliers using Booth's recoding algorithm in this paper, a multiplexer based modified Booth's recoding circuit has been designed to generate efficient partial products. These partial products always have larger number of bits than the input number of bits. This width of partial product usually depends on radix scheme used for recoding. These generated partial products are added using novel array of adders to achieve parallel multiplier output. This scheme uses less number of gates so this circuit consumes less power and area

2. PROPOSED NOVEL PARALLEL MULTIPLIER USING MODIFIED BOOTH'S RECODING UNIT

Parallel multiplication using basic Booth's recoding algorithm is discussed in section 2. Since this technique requires lot of adders as a result it requires more power & area. In proposed multiplier design, we have reduced number of adders required in partial product addition. Mainly correction bits are reduced. This is done without compromising correctness of multiplication of 2's complement numbers. Also, we have used multiplexer based Booth's recoding scheme. The output recoding unit

A Novel Architecture of Parallel Multiplier Using Modified Booth's Recoding Unit and Adder for Signed and Unsigned Numbers

has been changed. This change results in partial products which after recoding are always greater than input bit length b by one bit in radix 2 scheme. Also in radix 4 schemes, it is always greater by two bits. These extra added bits work as correction bits to get proper output of multiplier. Also, at hardware realization of Booth's recoding scheme, we can remove extra select line, which is used at the time of recoding. Because of this extra select lines multiplexer size become large. We have observed that if we do not consider this extra bit at the time of hardware realization we can reduce size of one multiplexer. So, in radix 2 LSB decides first partial product. Also, in radix 4 two LSB bits decide first partial product. The working of this novel design has been explained in following sections.



3. MODIFIED BOOTH'S RECODING UNIT RADIX 2 METHOD

Here, we have this recoding unit using multiplexers. Select lines to multiplexer are input bit sequence of multiplier and outputs are according to modified table given in table. So, in this scheme, partial products are always one bit more than input vector. If our multiplier is of n bit then partial products are always $n+1$.

X_i	X_{i-1}	Y	Partial Product Explanation
0	0	0	All 0's
0	1	1.A	$[A_{(n-1)}, A]$
1	0	-1.A	----- $[A_{(n-1)}, (-A)]$
1	1	0	All 0's

This can be explained with simple example.

$$A = 1100 \text{ (-4)}$$

$$X = 1010 \text{ (-6)}$$

So, partial products obtained for these inputs using recoding scheme are shown in table.


$$PP_0 = 00000$$

$$PP_1 = 00100$$

$$PP_2 = 11100$$


$$PP_3 = 00100$$

So, the hardware realization for this recoding unit is based on multiplexers and includes 2's complement unit. At the time of recoding, we assume extra '0' before LSB of multiplier, and this LSB & extra '0' bit decides Partial product according to recoding table 1. However, we have observed that at time of hardware realization only LSB is sufficient for getting partial product, because of this multiplexer becomes 2x1 rather than 4x1 and others multiplexers will remain same as per their input select lines depending upon recoding scheme. So, multiplexers become important hardware for Booth's recoding unit. Architecture of modified Booth's recoding unit.



In this architecture, select lines for multiplexers are multiplier input bits taken according to recoding scheme given in table. Which are similar to General Booth’s recoding scheme. We have used 4 multiplexer out of which 3 are 4x1 and one is 2x1. Each input vector is of n+1 of input bits of multiplier. 0th and 3rd input vector are always zero and 1st position input vector is multiplier input (A) appended with extra zero at MSB to increase its width to n+1, it does not change original value. 2nd position input vector is taken 2’s complement of input (A) with appending inverted MSB bit of input vector. This architecture generates four partial products vector according to table vector. This architecture generates four partial products vector according to table

4. PROPOSED 8 BIT MULTIPLIER USING RADIX2




5. MODIFIED BOOTH’S RECODING UNIT RADIX 4 METHOD

This is also same scheme as explained above that reduces partial products so it is very helpful for fast multiplication of long input bit sequences. But, here partial product which we got from recoding unit is always 2 bit more than input bits. If our inputs are of n bit then partial products are n+2 bit. Recoding scheme is shown in table, and architecture of this recoding unit is shown in fig. In this radix scheme, select lines of multiplexers are 3 bits but first multiplexer can be of 2 select lines, which are two LSBs and remaining multiplexers have 3 input select lines.


MODIFIED BOOTH’S RECODING UNIT FOR RADIX 4

X_{i+1}	X_i	X_{i-1}	Y	Partial Product Explanation
0	0	0	0	All 0’s
0	0	1	1.A	$[A_{(n)}, A_{(n)}, A]$
0	1	0	1.A	$[A_{(n)}, A_{(n)}, A]$
0	1	1	2.A	$[A_{(n)}, A, 0]$
1	0	0	-2.A	$[A_{(n-1)}, -A, 0]$
1	0	1	-1.A	$[A_{(n-1)}, A_{(n-1)}, -A]$
1	1	0	-1.A	$[A_{(n-1)}, A_{(n-1)}, -A]$
1	1	1	0	All 0’s

The architecture of Booth’s radix 4 recoding scheme is same as explained in section A shown in fig. Only difference is partial products are n+2 in width of input vector according to table. Now, all these partial products need to be added properly to get correct output. So, we designed modified partial product adder unit (array of adders) which moreover similar to Brown’s array




Proposed 8 bit multiplier using radix4




6. MODIFIED PARTIAL PRODUCT ADDER

The partial product obtained from Booth's recoding unit needs to be added properly to get correct output of a multiplication. The addition scheme of partial product is same as Browns array multiplier except for MSBs. MSBs of partial products need to be added carefully. For that, new structure of an adder array is proposed. This modification removes the problem of large number of correction bits, which in turn require more number of adders. The proposed partial product adder arrays for 4 bit input sequence using radix 2 and radix 4 algorithms

Partial product adder unit for radix 2 recoding of 4 bit input



Partial product adder unit for radix 4 recoding of 4 bit input




If n bit input binary input sequence is given then partial product will be P_{ij} and multiplication output M will be of length r bit. So $i=n+2$ and $j= (n/2)$.


$$\begin{array}{l}
 M_0 \Rightarrow P(0,0) \\
 M_1 \Rightarrow P(0,1) \\
 P(0,2) + P(1,0) \\
 P(0,3) + P(1,1) \\
 P(0,4) + P(1,2) + P(2,0) \\
 P(0,5) + P(1,3) + P(2,1) \\
 \vdots \\
 \vdots + \dots + \dots + \dots \\
 \vdots + \dots + \dots + \dots \\
 \vdots + \dots + \dots + \dots + P(i-1,0) \\
 \vdots + \dots + \dots + \dots + P(i-2,1) \\
 P(0, j-2) + P(1, j-4) + P(2, j-6) + \dots + P(i-1,2) \\
 P(0, j-1) + P(1, j-3) + P(2, j-5) + \dots + P(i-1,3) \\
 \vdots \\
 \vdots + P(1, j-1) + \dots + \dots \\
 \vdots + \dots + P(2, j-1) + \dots + \dots \\
 \vdots + \dots + \dots + \dots \\
 M(r-1) \Rightarrow P(0, j-1) + P(1, j-1) + P(2, j-1) + \dots + P(i-1, j-1)
 \end{array}$$

7. SIMULATION WAVEFORMS

RADIX2_4BIT



RADIX2_8BIT



RADIX4_4BIT

Name	Value	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps
a[3:0]	1100			1100		
b[3:0]	1010			1010		
final_res	00011000			00011000		

RADIX4_8BIT

Name	Value	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps
a[7:0]	00001100			00001100		
b[7:0]	00001010			00001010		
final_res	00000000			000000001111000		

8. CONCLUSION

We present novel design of Parallel multiplier using modified Booth's recoding unit. This multiplier based on multiplexers and novel partial product adder array. This multiplier is suitable for all signed & unsigned input vectors. We are designed modified Booth's recoding unit radix2 and radix4 for 4 bit, 8bit architectures .The proposed design has been simulated and synthesized with Xilinx 13.2 tool.

REFERENCES

- [1] D. A Pucknell, K. Eshraghain, Basic VLSI Design, Prentice-Hall, ISBN 81-203-0986-3.
- [2] C.R.Baugh ,B.A.Wooly, A two's complement parallel multiplication algorithm IEEE Transaction on computers, vol, c-22,no.12,December 1973.97
- [3] Israel Koren, Computer arithmetics algorithmsA.K.Peters Ltd. ISBN 1568811608.
- [4] A.D.Booth, A signed binary multiplication technique, Quarterly Journal of Mechanics and Applied mathematics, vol-IV,pt-2-1951.
- [5] Rajendra katti, A Modified Booth Algorithm for High Radix Fixed-point Multiplication, IEEE Transaction on very large scale integration VLSI systems,vol-2,no.-4 December- 1994.
- [6] Wen-Chang Yeh, Chein-Wei Jen, High speed booth encoded parallel multiplier design, IEEE transaction on computers, vol-49, no-7.July-2000.
- [7] Eduardo Costa, Sergio Bampi, Jos'e Monteiro, A New rchitecture for 2's Complement Gray Encoded Array Multiplier, Proceedings of the 15 th Symposium on Integrated Circuits and Systems Design (SBCCI'02).
- [8] A.R. cooper, Parallel architecture modified Booth multiplier, IEEE proceedings.vol-135.pt-G.No.3June 1988.
- [9] Sanjiv Kumar Mangal, Rahul M. Badghare, Raghavendra B. Deshmukh, R. M. Patrikar, FPGA Implementation of Low Power Parallel Multiplier, 20th International Conference on VLSI Design (VLSID'07).

AUTHOR'S BIOGRAPHY



Manda Santhosh has completed his B.Tech in Electronics and Communication Engineering from Svs Institute of Engineering & Technology, J.N.T.U.H Affiliated College in 2013. He is pursuing his M.Tech in VLSI System Design from Siddhartha College of Engineering And Technology, J.N.T.U.H Affiliated College.



Md Ashraf is an Associate Professor at Siddhartha Institute of Engineering and Technology, Hyderabad in ECE Department. He received his B.Tech degree in Electronics and Communication Engineering from JNTU, Hyderabad and M.Tech degree in VLSI System Design from JNTU, Hyderabad. His research interest is VLSI System Design.



Dr. D Subba Rao is a proficient Ph.D person in the research area of Image Processing from Vel-Tech University, Chennai along with initial degrees of Bachelor of Technology in Electronics and Communication Engineering (ECE) from Dr. S G I E T, Markapur and Master of Technology in Embedded Systems from SRM University, Chennai. He has 13 years of teaching experience and has published 12 Papers in International Journals, 2 Papers in National Journals and has been noted under 4 International Conferences. He has a fellowship of The Institution of Electronics and Telecommunication Engineers (IETE) along with a Life time membership of Indian Society for Technical Education (ISTE). He is currently bounded as an Associate Professor and is being chaired as Head of the Department for Electronics and Communication Engineering discipline at Siddhartha Institute of Engineering and Technology, Ibrahimpatnam, Hyderabad.